JP2020-2096066

FIG. 1



FIG. 2


21
24
CLOCK
DOT COUNTER
C101
22
Hsync
LINE COUNTER
C201
S201
23
Vsync
FRAME COUNTER
C301
COMBINATION CIRCUIT
2

EP 2 290 980 A1

FIG. 3



FIG. 4

(FLAG SIGNAL)

| | X1 | X2 |
|---|---|---|
| Y1 | 1 0 | 1 1 |
| Y2 | 0 1 | 0 0 |

(FRAME 1)

| | X1 | X2 |
|---|---|---|
| Y1 | 0 1 | 1 0 |
| Y2 | 0 0 | 1 1 |

(FRAME 2)

| | X1 | X2 |
|---|---|---|
| Y1 | 0 0 | 0 1 |
| Y2 | 1 1 | 1 0 |

(FRAME 3)

| | X1 | X2 |
|---|---|---|
| Y1 | 1 1 | 0 0 |
| Y2 | 1 0 | 0 1 |

(FRAME 4)

FIG. 5

(NUMBER OF BITS)




(NOTE: THE SIGNAL HAVING 4* BITS IS A BINARY SIGNAL)

FIG. 6

(GRADATION LEVEL)



FIG. 7 (a)




FIG. 7 (b)




FIG. 7 (c)




FIG. 7 (d)



JP2020-203600

FIG. 8